42/42_EXT_03_42chips
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tmp broken

Browse Source
This commit is contained in:
hugo LAMY
2025-03-14 13:16:12 +01:00
parent 33ca0f68ed
commit 847f969a53
2 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
module05/ex00/adc.c
View File

@@ -19,8 +19,9 @@ void adc_init(uint8_t prescaler_value) {
uint16_t adc_read(uint8_t channel) { uint16_t adc_read(uint8_t channel) {
CLEAR(PRR, PRADC); // 24.3 : ensure power reduction is disabled for ADC, (10.11.3 : PRR – Power Reduction Register) CLEAR(PRR, PRADC); // 24.3 : ensure power reduction is disabled for ADC, (10.11.3 : PRR – Power Reduction Register)
ADMUX = (ADMUX & 0b11110000) | (channel & 0b1111); // Table 24-4 : Select ADC channel, (Table 14-6 : alternate function for RV1 on PC0 -> ADC0) ADMUX = (ADMUX & 0b11110000) | (channel & 0b1111); // Table 24-4 : Select ADC channel, (Table 14-6 : alternate function for RV1 on PC0 -> ADC0)
// ADMUX |= (1 << ADLAR); // Enable left adjust result // ADMUX |= (1 << ADLAR); // 24.9.3 : enable left adjust result
ADCSRA |= (1 << ADSC); // 24.9.2 : Start conversion, ADSC: ADC Start Conversion ADCSRA |= (1 << ADSC); // 24.9.2 : Start conversion, ADSC: ADC Start Conversion
while (ADCSRA & (1 << ADSC)); // Wait for completion while (ADCSRA & (1 << ADSC)); // Wait for completion
return ADCH; // TODO: p247, read ADCH when left adjusted to only read 8 bits // return ADCH; // 24.9.3 : ADC updated only when ADCH is read, not ADCL, so for 8 bits precision uses left adjust result to only read ADCH
return ADC;
} }

2
module05/ex00/main.c
View File

@@ -22,7 +22,7 @@ int main() {
while(1) { while(1) {
uint16_t value = adc_read(0); // Read from ADC0 (A0) uint16_t value = adc_read(0); // Read from ADC0 (A0)
int_to_hex_string(value, buffer, 2); int_to_hex_string(value, buffer, 3);
uart_printstr_endl(buffer); uart_printstr_endl(buffer);
_delay_ms(20); // Wait 20ms _delay_ms(20); // Wait 20ms
} }